

Unit - 4

TUESDAY • MAY

07

(AK-19) (27-733)

M	T	W	T	F	S	S
					1	2
					8	9
3	4	5	6	7	14	15
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30

JUNE • 2019

Digital to Analog and Analog to


digital converters.

8 DAC - Digital to Analog Converters
(Decoding Device)

9 - Converts a digital i/p signal into an analog output signal

10 - The digital signal is represented with a binary code, which is combination of bits 0 and 1.

11 Block Diagram



13 - It consists of a number of binary inputs and a single output

14 Types of DAC


- 15 (1) Weighted Resistor DAC
- 16 (2) R-2R Ladder DAC

Weighted Resistor DAC - It produces

a analog output, which is almost equal to the digital input by using binary weighted resistors.

2019

- In the inverting adder circuit.
- Binary weighted resistor DAC is called as weighted resistor DAC
 - It is also called decoding device
 - It is a simple method where each bit signal is connected with weighted resistor
 - MSB is connected to lowest resistor
 - LSB is connected to highest value resistor
 - As we move from MSB to LSB, the resistance value is made twice of previous resistor
 - The purpose of fixing the R value is to pass minimum current through LSB while maximum current through MSB
 - The op/amp connected in this method is also known as variable Resistor op/amp



2019

operational amplifier

- summing amplifier is used
- The i/p to the ckt can be connected by using four switches so that each switch can be either at 0 level or 1 level

$$V_{out} = -R_f \left(\frac{V_a}{R_a} + \frac{V_b}{R_b} + \frac{V_c}{R_c} \right)$$

when we take ABCD bits

$$R_f = R \text{ so}$$

$$V_o = -R \left(\frac{A}{R} + \frac{B}{2R} + \frac{C}{4R} + \frac{D}{8R} \right)$$

$$V_o = - \left(\frac{A}{2^0} + \frac{B}{2^1} + \frac{C}{2^2} + \frac{D}{2^3} \right)$$

Let's take two voltage level $0=0, 1=4V$.

① when i/p ABCD = 0000

$$V_o = - \left(\frac{0}{2^0} + \frac{0}{2^1} + \frac{0}{2^2} + \frac{0}{2^3} \right)$$

$$= 0V$$

② when ABCD = 0001

$$V_o = - \left(\frac{0}{2^0} + \frac{0}{2^1} + \frac{0}{2^2} + \frac{4}{8} \right)$$

$$= -0.5V$$

10

MAY • FRIDAY

130-235 (WK. 19)

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

APRIL • 2019

⑧ when $ABCD = 0010$

⑧ $V_o = -\left(\frac{4}{4}\right) = -1V$

⑨ when $ABCD = 0011$

⑩ $V_o = -\left(\frac{4}{4} + \frac{4}{8}\right) = -1.5V$

⑪ when $ABCD = 0100$

⑫ $V_o = -2V$
and so on.

① so these will be output that
② are directly proportional to digital
i/p

③ Drawbacks

④ ① Each R has a different value,
⑤ C is exactly half of the previous
one, such precision resistors may
⑥ not be available. It requires a wide
range of resistors.

⑦ ② Each R handles diff value of
current so all have different
voltages.


⑧ ③ The MSB R is required to
handle a large current

④ Any change in temperature will cause change in resistance, ϵ will effect the o/p voltage.

⑤ To overcome these problems an alternative circuit of R-2R ladder has been developed.

R-2R D/A Converter

- Resistive n/w contains only two resistors value R and 2R.
- It has OPAMP as a scaling ckt.
- MSB towards right and LSB i/r with left of the ckt.



SUNDAY 12

Vertical resistors are $= 2R$
 Horizontal " " $= R$

13

MAY • MONDAY

133-232 (11X-20)

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

APRIL • 2019

$$V_o = - \left(\frac{A}{2^1} + \frac{B}{2^2} + \frac{C}{2^3} + \frac{D}{2^4} \right)$$

8

When $ABCD = 0000$

9

$$V_o = 0$$

10

(2) $ABCD = 0001$

$$V_o = -0.625$$

11

(3) $ABCD = 0010$; $V_o = -1.25$

12

(4) $ABCD = 0011$; $V_o = -1.875$

1

Advantages =

2

(1) Easier to build accurately as only two precision R are required

3

(2) No. of bits can be expanded by adding more sections of same $R/2R$ values

5

(3) Node voltage remains same or constant with changing input binary words

(4) The process is comparatively fast

2019

Parameters to be considered while selecting a DAC for a particular application

Specifications of D/A converters.

① Resolution - The small change in the analog value when there is a change in the digital signal is called Resolution.
- The value of resolution is required to be very higher.

The resolution is calculated by using the formula $= 2^n$

no. no. of bits

if $n = 4$
Resolution = $2^4 = 16$

if $n = 3$
Resolution = $2^3 = 8$

Resolution = $\frac{V_{FS}}{2^n - 1}$
full scale value of voltage

② Accuracy - Deviation of the ~~output~~ Actual output voltage with the theoretical value

- It indicates how the actual ~~output~~ voltage is close to the

Theoretical value

- It depends on the accuracy of the resistors used, and various parameters of O.P.A.M.P.
- Accuracy should be as high as possible.

- Linearity - There should be a linear relationship b/w analog o/p voltage and digital i/p values.
- Ideally it should provide the linear relationship but practically not possible.

- Temperature sensitive - o/p should not vary as according to the change in temperature. It should provide the stable output.

- Speed - It depends on how fast we get our output after providing the inputs.
- Conversion time should be as small as possible.
- Conversion time means time required to change the ~~supplied~~ digital signal into analog signal.

Settling time - The analog o/p settles to a certain value. To handle it down to a single value.

	M	T	W	T	F	S
						1
						2
						3
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30
JUNE • 2019						

Long term drift

supply rejection - if there is any change in the i/p voltages, then the other parameters or characteristics of A/D should not vary.

Sample and hold circuit

This is one of the application of OPAMP.

Sample and hold circuits are basically used in the s/m where it is to sample the value of i/p voltage and hold it for a certain period of time.


Basic concept behind sample and hold circuit

- These are two processes
- ① Sampling the i/p signal
- ② hold the sampled value for a specific period of time

continuous data converted into discrete signal
 → the signal is converted into finite signal

2	3	4	5	6	7
8	9	10	11	12	13
15	16	17	18	19	20
22	23	24	25	26	27
29	30				

Basic Sample & Hold Ckt



- Sw controlled by control signal → Sw

can be BJT or MOSFET → Sw is controlled by control voltage → open Sw

1 → Close Sw →

2 → Sampling mode → the switch is closed its voltage will appear across the capacitor and capacitor is fully charged with instantaneous value (V_{in}) → this process is called as sampling process

3 → Holding mode → when Sw is open capacitor is now disconnected from

input voltage V_{in} → capacitor has no path to get discharged → Now capacitor will hold the value V_{in} for a certain time period until the switch is closed again.

M	T	W	T	F	S	S
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30
JUNE • 2019						

Sample & Hold circuit implementation by using an OPAMP.




Diagram is divided into 3 Parts

- 1) I/P Buffer
- 2) Basic Sample & hold ckt
- 3) O/P Buffer

Basic Sample & Hold ckt consist of MOSFET, control signal and a capacitor. Control voltage is applied to the gate terminal of MOSFET → so it controls the closing & opening of MOSFET and hence switch. So accordingly the capacitor is charged or discharged.

Control voltage = CV.
Switch = SW

20

MAY • MONDAY

140-225 (WK - 21)

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

APRIL • 2019

Working of circuit

- I/P buffer is voltage follower → o/p
⑧ buffer is also a voltage follower →
A1 avoids the loading of i/p source
⑨ A2 " " " " " capacitor C
→ Control voltage (CV) → applied →
⑩ gate terminal of MOSFET → CV = 1
then MOSFET is ON → switch is
⑪ closed and capacitor is connected
to A1 → cap will get charged to
⑫ the instantaneous voltage V_{in}

- ① CV = 0 → MOSFET is off → switch is
open → cap is disconnected the
② from the input V_{in} (A1) →
Capacitor cannot discharge from
③ the output buffer (A2) C_2 OPAMP
is having high i/p impedance →
④ capacitor will hold the charge until
the next sampling cycle
⑤

Waveform

⑥ (T) Total time period = $T_s + T_h$

T_s = Sampling time


T_h = Holding time

T = Time duration for which the cap will
change the V_{in} with the i/p voltage
⑦ it performs the sampling process.


2019

M	T	W	T	F	S	S
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30
JUNE • 2019						


Sinusoidal wave.



Input signal waveform.



Command Input.



Output waveform.

T_H = Time during \underline{c} the capacitor will hold the input voltage (charge) present on it.

The capacitor is required to hold the charge so it should be a leak proof capacitor (Teflon and Polyester cap are generally used)

Application

- ① In the Pulse modulation
- ② In digital Interfacing
- ③ In ADC
- ④ In analog Demux

② Quantization and Encoding

③ In DAC \rightarrow no. of i/s are fixed
for eg. in 3bit D/A Converter, there are
④ 8 possible inputs.

— But in A/D converter, the i/s analog voltage
⑤ have any value in a range, but the
digital o/p will have 2^N values for N
⑥ bit A/D converter.

There for a whole range of analog voltage is required to be present suitably in 2^N intervals. This process is known as Quantization.

Each interval is then assigned a unique N bit binary code \rightarrow referred to as encoding.

Example. voltage range - 0 to V volt
 digital OP is 3-bit \rightarrow means
 8 possible output values. ($0-V$ volt)
 - so divide the whole range ($0-V$ volt)
 into 8 intervals. called Quantization
 each interval is of size $V/8$ size
 as shown in fig.


Analog voltage	Equivalent digital value
$8/8 V$	
$7/8 V$	111
$6/8 V$	110
$5/8 V$	101
$4/8 V$	100
$3/8 V$	011
$2/8 V$	010
$1/8 V$	001
0	000

Quantization Encoding

- Now the N intervals are represented
 by unique digital values
 - There is an error referred to
 as quantization error (QE) involved in this
 process.
 - QE can be reduced if
 middle six intervals size is $V/5 = 5$
 and top bottom intervals size is -

Types of ADC Converter (1) Parallel type ADC

(3 Bit)



↳ PE will give priority to D_6 so $Q_2 Q_1 Q_0 = 011$

No. of Resistors required = 2^N
 $= 2^3 = 8$

No. of Comparators = $2^N - 1 = 8 - 1 = 7$

Assume = $V_i = 6$
 $V_{ref} = 8$

M	T	W	T	F	S	S
					1	2
3	4	5	6	7	8	9
10	11	12	13	14	15	16
17	18	19	20	21	22	23
24	25	26	27	28	29	30
JUNE • 2019						

Input to 1st Comparator

(1) V_{NI} at non inverting terminal = 6 volt (V_i)
 (2) V_I " inverting " = $V_{ref} = \frac{7}{8}$

(3) if $V_{NI} > V_I$ = high o/p = $8 \times 7 = 7$ volt

(4) if $V_{NI} < V_I$ = low o/p

(5) $V_{NI} = 6$
 $V_I = 7$ volt so o/p of comp = 0

Input to 2nd Comparator =

(6) $V_{NI} = 6$ volt so $V_{NI} = V_I$
 $V_I = 6$ volt
 (7) so o/p is high

27

MAY • MONDAY


147-218 (WK - 22)

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30					

APRIL 2019

Successive Approximation Type ADC

Logic



- 3 SAR - Successive Approximation Register
- 4 Control logic provides clock to SAR → that helps it to set & reset

6 How it works At the initial stage the o/p of SAR = 0000

→ DAC will give Analog value of av.
 $V_{ref} = 0$ so $V_a > V_{ref}$
 so $C_0 = 1$

2019




$V_a \geq V_{ref} = 0/p$ is high
 $V_a < V_{ref} = 0/p$ is low

TUESDAY • MAY 28
 (VK-22) 148-217

$V_a =$ unknown $V_{ref} =$ diff value
 $V_a = V_a$ only ; $V_{ref} = \frac{1}{2} kg, \frac{1}{4} kg, \frac{1}{8} kg$


1	1/4	1/8
2		
MSB		LSB



$\frac{1}{2}$ $\frac{1}{4}$ $\frac{1}{8}$

LSB

$\frac{1}{2} = 2^{-1}$
 $\frac{1}{4} = 2^{-2}$
 $\frac{1}{8} = 2^{-3}$



we can't add further bits as we don't have extra

if we add 1 then condition A will be repeated


if we add 1 then cond. A will be repeated

if we add 1 then condition B will be repeated

example

o/p of comp if $V_a > V_{ref}$ = o/p high
 if $V_a < V_{ref}$ = o/p low
 if $V_a = V_{ref}$ = o/p = low

Counter Type ADC



Let's take $V_a = 1.0V$
 Initial value of $V_{ref} = 0$
 o/p of comparator = $V_a > V_{ref} = \text{high}$

Logic will gate AND gate
 o/p of AND gate = 1
 Counter will shift its value

0000
 ↓
 0001

Clock	Counter	latch value	V_{ref}	Open O/P
0	0	0000	0	high
1	1	0001	1	high
2	2	0010	2	high
3	3	0011	3	high
4	4	0100	4	high
5	5	0101	5	high
6	6	0110	6	high
7	7	0111	7	high
8	8	1000	8	high
9	9	1001	9	high
10	10	1010	10	high
11	0000	0000	11	low

at this state the o/p of latch will set to 1010 (10) and the counter will reset to zero value.

Drawback - As V_{ref} the value of V_{ref} the time to convert this V_{ref} into digital value will go on high.

In all conversion time is large in case we take V_{ref} as large value.

M	T	W	T	F	S	S
1	2	3	4	5	6	7
8	9	10	11	12	13	14
15	16	17	18	19	20	21
22	23	24	25	26	27	28
29	30	31				


JULY • 2019

SATURDAY • JUNE


01

(11X-22) 152-213

wave form



counter
count
or
output of
latch



SUNDAY 02

910 3/1/19


Assignment must be submitted
on time

2019



Dual slope ADC

- ⑧ it produces an equivalent digital output for a corresponding analog input
- ⑨ by using two (dual) slope techniques



Explanation from Tutorial Point website